熟女俱乐部五十路二区av,又爽又黄禁片视频1000免费,国产卡一卡二卡三无线乱码新区,中文无码一区二区不卡αv,中文在线中文a

新聞中心

EEPW首頁 > 嵌入式系統(tǒng) > 設(shè)計應(yīng)用 > S3C2410時鐘&電源管理單元

S3C2410時鐘&電源管理單元

作者: 時間:2016-11-11 來源:網(wǎng)絡(luò) 收藏

The clock & power management block consists of three parts:clock control, USB clk control, and power control.

本文引用地址:http://www.bjwjmy.cn/article/201611/316922.htm

Clock control logic

The Clock control logic in S3C2410X can generate the required clock signals includingFCLK for CPU, HCLK for
the AHB bus peripherals, and PCLK for the APB bus peripherals.

The S3C2410X has two Phase Locked Loops
(PLLs):one for FCLK, HCLK, and PCLK, and the other dedicated forUSB block (48Mhz).The clock control logic
can make slow clocks without PLL and connect/disconnect the clock to each peripheral block by software, which
will reduce the power consumption.

The main clock source comes from an external
crystal (XTIpll) or an external clock (EXTCLK). The clock generator includes an oscillator (Oscillation Amplifier),
which is connected to an external crystal, and also has two PLLs (Phase-Locked-Loop), which generate the high
frequency clock required in the S3C2410X.

MPLL鎖相環(huán)模塊(提供FLCK/HCLK(AHB)/PCLK(APB)) UPLL鎖相環(huán)模塊(提供UCLK)相同



關(guān)鍵詞: S3C2410時鐘電源管理單

評論


技術(shù)專區(qū)

關(guān)閉